conducting state; a negative applied bias discharges the top LaAlO 3 surface, locally restoring the insulating state. The nanoscale writing and erasing can be regarded as a form of reversible modulation doping, using donors that are placed approximately one nanometer from the interface. A variety of structures and devices have been demonstrated at room temperature 9, 10, 12 .
A central question arises: what is the depth of the electronic confinement potential in these devices? A reliable method for determining these energy barriers is through temperaturedependent transport measurements. A convenient structure for quantifying these energy barriers is a SketchFET itself, since the source-drain barrier can be tuned by the gate electrode.
Furthermore, the energy barriers that are measured can be directly related to the performance of the device.
SketchFETs are created from an oxide heterostructure consisting of 3.3 unit cells of LaAlO 3 grown on TiO 2 -terminated SrTiO 3 substrates. The films were grown at the University of Augsburg by pulsed laser deposition using parameters that are described elsewhere 9, 10 .
SketchFET structures are written at the interface between the two oxides using a c-AFM probe (Fig. 1a) . Two SketchFET devices are created under nominally identical conditions with qualitatively reproduced characteristics observed. For consistency, results are shown for only one of them. The particular SketchFET device discussed here (Fig. 1b) consists of three nanowire sections: "source", "drain" and "gate". Each nanowire is written with a tip bias V tip = +10V, which produces an approximately 16 nm wire width (Fig S1) . A comparably-sized potential barrier in the channel between the source and drain is created with V tip = -10V. The gate lead is oriented perpendicular to the barrier region and is separated from the channel by 50 nm.
The gate-tuned drain current I D as a function of the source-drain voltage V SD (I-V characteristics) of the SketchFET was measured at various temperatures ranging from room temperature (295 K) down to 15 K. Representative curves for three gate biases (V GD ) and three temperatures are shown in Figure 1c . In general, positive gate biases increase the source-drain conductance while negative biases suppress it. One qualitative interpretation is that the gate electrode is shifting the bottom of conduction band at the barrier region through the Fermi level and thereby altering the carrier density as with a standard field-effect transistor. At room temperature, the channel conductance near zero source-drain bias can be tuned by the gate over more than four orders of magnitude. Most of the I-V curves are purely odd functions of V SD , indicating that the field-tunable current flux is localized within the channel. At low temperatures and negative gate bias (V GD =-2 V), an asymmetric I-V profile and slight negative differential resistance are observed ( Fig. 1c(150K, 20K) ), which is associated with the existence of leakage current from the gate lead Between room temperature and 150 K, the source-drain conductance decreases monotonically with decreasing temperature (Fig. 2a, b) . Nanowires written without junctions typically exhibit a monotonically increasing conductance with decreasing temperature ( When a non-zero gate voltage is applied, gate leakage may also contribute to the drain current;
however, due to the much wider barrier between gate and channel ( Fig. 1b ), this leakage current is negligibly small above 150K. Therefore, the activation energies E a extracted provide a reasonably accurate quantification of the potential barrier between the source and drain. The results show that the source-drain energy barrier can be reduced either by increasing the gate bias or the magnitude of the source bias. Varying the gate and source bias between +/-2 V modulates the source-drain barrier by 0.5 eV, which is consistent with the 10 4 on-off ratio of the SketchFET device. We note that higher ratios are in principle achievable if the nanowire leads conductance is reduced appropriately. When the source lead is grounded, only gate emitted/collected electrons contribute to the current measured at the drain. This leakage current is plotted as a function of temperature in Figure 3a at different gate biases. In the thermally activated region above 200 K, the magnitude of drain current |I D | is much larger for V GD >0 than for V GD <0. Activation energies and are extracted from the Arrhenius plot for , respectively (Fig. 3b) .
The difference in the activation energy signifies an asymmetric shape of the barrier between gate and drain. Below 200 K, the thermally activated leakage current decays below our measurement limit. For the positive gate bias V GD =2V, the flow of electrons from drain to gate remains small down to the lowest temperature measured. For negative gate bias V GD =-2V, the flow of electrons from the gate exhibits two local maxima at T C1 =65 K and T C2 =25 K. We suggest that at low temperatures, the main contribution to the leakage current at V GD <0 is quantum tunneling via
Fowler-Nordheim (FN) field emission. As will be discussed in detail below, the FN field emission is highly sensitive to dielectric permittivity anomalies in the SrTiO 3 layer close to the interface with LaAlO 3 . This sensitivity is directly responsible for the enhanced drain current at T C1 and T C2 .
The electronic properties of 3uc-LaAlO 3 /SrTiO 3 nanostructures are dominated by the smaller-bandgap SrTiO 3 top layers where the electrons are believed to be localized [2] [3] [4] [5] [6] [7] . At room temperature, LaAlO 3 has a lattice constant of a LAO = 3.821 Å which is 2.2% smaller than the lattice constant of SrTiO 3 , a STO = 3.905 Å. Epitaxial growth of coherently strained LaAlO 3 has a reciprocal effect on the near-surface SrTiO 3 layer, causing it to undergo multiple phase transitions at low temperatures 13, 14 . These strain-induced near-surface structural phase transitions (and resulting distortions) have been observed using X-ray diffraction 15 and transmission electron microscopy 16 . SrTiO 3 is intrinsically a "high-k" dielectric. The relative dielectric permittivity of unstrained bulk SrTiO 3 is approximately300 at room temperature, and increases to ~20,000 or more at low temperatures as it approaches (but does not reach) a ferroelectric phase [17] [18] [19] [20] . Both epitaxial strain 13, 14, 21 as well as applied electric fields 18, [22] [23] [24] [25] can strongly influence the dielectric properties, which in turn can affect the behavior of nanoscale devices.
Close to a structural phase transition, the dielectric permittivity ε is highly sensitive to the local electric field strength. The temperature dependence of  is well described by LandauGinsburg-Devonshire (LGD) phenomenological models 26 , capturing, for example, the wellknown Curie-Weiss law behavior:
where T C is the Curie-Weiss temperature and C is a constant. The electric-field dependence ε(T,E) in SrTiO 3 is readily estimated within the simplest LGD model (see Supporting Information and Fig. S2 ). Using the calculated function ε(T,E), the electric field strength over the 100 nm×100 nm SketchFET area is calculated self-consistently at different temperatures using a finite element method (Fig. 3c-e) . At transition temperatures T C1 (paraelectric to ferroelastic) and T C2 (ferroelastic to ferroelectric), the diverging and highly field-sensitive dielectric permittivity greatly improves the field screening in the middle area between the gate, source and drain leads. As a consequence, the electric field E is localized at the boundary of the gate lead with a significantly increased local intensity. The sharp increase in the electric field strength for negative V GD at greatly enhances the FN field emission rate , where Φ is the work function of the emitter and b is a constant 27 . For positive V GD , the leakage current remains small because the drain lead, as the electron emitter, has significantly lower boundary field strength.
The low temperature maxima in leakage current at V GD =-2 V vanish when V SD changes sign from 1 V to -1 V (Fig. 4a) . This result can be explained by the decreased local field strength around the boundary of the gate lead (Fig. 4b-d) . The sensitivity of the leakage current to the field strength near the emitter is a signature of FN field-emission processes. Dielectric anomalies also show up in source-drain current (Fig. 4e ) but coexist with a residual tail of the thermally activated current. Varying the source voltage changes the local field strength along the electronemitting source lead, which tunes the local maxima's intensity (Fig. 4f-h ). Anomalies in conductance at 65 K and 25 K are also observed in nanowire structures where the potential barriers within the nanowires are formed unintentionally (Fig. S4b) . One potentially important contribution not considered here is that the electron mobility within the nanowires may experience similar anomalies, thus increasing the attempt rate for electron tunneling through the barrier 28 . A full quantitative picture would need to take into account (self-consistently) the sharp variation in the dielectric permittivity within the nanowires themselves. Such detailed analysis extends beyond the scope of this paper. 
Landau-Ginzburg-Devonshire (LGD) Theory
LGD theory provides a successful phenomenology description of many perovskite ferroelectrics. Based on this theory, the free energy of a ferroelectric material can be expressed
where E is the electric filed intensity and P is the polarization density. Close to a second order ferroelectric phase transition, γ and δ are temperature-independent positive constants, and β is a positive constant. Minimization of the free energy leads to:
, from which the reciprocal susceptibility can be derived:
.
The dielectric permittivity is given by:
Close to the phase transition temperature T C , ε diverges and is highly field-sensitive. Figure S2 shows using Figure S2 . Simulation of the dielectric permittivity ε(E,T) of SrTiO 3 during a structural phase transition according to the LGD model. Approaching the transition temperature T C , ε increases dramatically and also becomes highly sensitive to the local electric field strength.
Finite Nanowire Lead Conductance
Close to room temperature, the thermal activation rate is high in the central junction, and the finite conductance of the source and drain nanowire leads need to be considered. Figure S3 shows a simple circuit model that incorporates both the transistor as well as the source and drain lead resistances. The drain current can be expressed as:
where is the thermally activated conductance of the central junction. In all the fitting data presented in Figure 2B , a single value of is used.
Temperature Dependence Conductance of Nanowires
In most instances, the conductance of a nanowire written by AFM lithography increases with decreasing temperature, evidence for metallic behavior. An example of such a response is shown in Figure S4A . However, in some cases there may be unintentionally generated potential barriers along the wire. In such cases (for example Figure S4B ), the conductance is found to decrease with decreasing temperature. We observe conductance anomalies in these "naturally"
occurring potential barriers at temperatures T C1 and T C2 that are consistent with the artificial barriers described in the main text. 
